Abstract-This paper presents a new and efficient transient analysis method for mildly nonlinear circuits. The method is based on Volterra series representation of nonlinear circuits. It characterizes nonlinear circuits using a set of linear circuits called Volterra circuits. The input of the first-order Volterra circuit is identical to that of the nonlinear circuit, whereas that of higher order Volterra circuits is obtained from the response of lower order Volterra circuits. Fourier series interpolation is employed to approximate the input of higher order Volterra circuits. These circuits are analyzed using the sampled-data simulation of linear circuits for computational efficiency and the response of nonlinear circuits is obtained at equally spaced intervals of time. The accuracy of the method is controlled by the order of Volterra and interpolating Fourier series. Various sources contributing to the error are analyzed. The method has been implemented in a computer program. Numerical results on example circuits demonstrate that the accuracy of the method is comparable to that of linear multistep predictor-corrector algorithms, but with greatly improved speed.
I. INTRODUCTION
T RANSIENT, or time-domain, analysis is the most common analysis performed on nonlinear circuits. It is, however, also the most computationally intensive analysis. Among many time-domain analysis methods, linear multistep (LMS) formulas that are based on backward difference formulas (BDF) are the most robust and widely used algorithms for nonlinear circuits, especially stiff circuits [1] , [2] . To achieve better computational efficiency and accuracy, explicit and implicit LMS formulas are usually integrated to form the so-called predictor-corrector (PC) algorithms in which an explicit LMS formula serves as the predictor and an implicit LMS formula serves as the corrector. PC algorithms are universal and effective in handling both mildly and harsh nonlinear circuits and are the main simulation engines of many commercial computer-aided design (CAD) tools [3] - [5] . Because of the need for Newton-Raphson iterations in every step of integration, these algorithms are computationally expensive. Many circuits encountered in telecommunication systems have a fixed A. Opal is with the Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON N2L 3G1, Canada (e-mail: aopal@vlsi.uwaterloo.ca).
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dc operating point and the signals to be processed by these circuits are the ac inputs. When the amplitude of these inputs is small, the nonlinearities in these circuits can be characterized adequately using the truncated Taylor series expansion of these nonlinear characteristics at their dc operating point [6] . To analyze these circuits effectively, methods that minimize the cost of computation by taking the advantages of the mildly nonlinear characteristics of these circuits, and at the same time possess good computational accuracy, are highly desirable.
In this paper, we give a new and efficient time-domain analysis method for mildly nonlinear circuits. The method extends the sampled data analysis technique for linear circuits given in [7] to nonlinear circuits by employing a Volterra functional series and interpolating Fourier series. It computes the response of nonlinear circuits at equally spaced intervals of time. We show that the accuracy of the method is comparable to that of PC algorithms but with greatly improved speed. The paper is organized as follows: In Section II, a brief review of the sampled-data simulation of linear circuits is given. In Section III, the Volterra circuit of nonlinear circuits is derived and an efficient sampled-data simulation technique for nonlinear circuits is developed. The method is based on interpolating Fourier series. We show that the use of simulation window avoids repetitive calculation of transition matrix and zero-state vector needed in analysis and significantly speeds up simulation. An in-depth examination of various factors affecting the speed and accuracy of the method is given in Section IV. In Section V, several nonlinear circuits are analyzed and the results are compared with those from PC analysis.
II. SAMPLED-DATA SIMULATION OF LINEAR CIRCUITS
We begin our development with a brief review of the sampled-data analysis technique for linear circuits. Consider a linear circuit with an input . The circuit in the time domain is depicted by (1) where is the network variable vector, and are the conductance and capacitance matrices, respectively, and is a constant vector specifying the nodes to which is connected. Using Laplace transform and its inverse, we obtain the timedomain response (2) 0278-0070/02$17.00 © 2002 IEEE where is the Laplace transform of and is the inverse Laplace transform operator. Notice that is the transition matrix and is independent of the input, whereas is the zerostate vector and is input-dependent. Without loss of generality, let the input be . At where is the time step, we have At , the origin of the time is shifted from to . Subsequently, the input is given by , and the initial condition becomes . Taking these into consideration, we arrive at (3) If and are kept unchanged, and are constant and need to be computed only once. The computation required in each step is only one matrix-vector multiplication and one vector addition. The response of the circuit at equally spaced intervals of time can therefore be computed efficiently. If the circuit has multiple exponential inputs, the response can be obtained using superposition (4) where is the zero-state vector to the input and is the number of inputs. It is worth noting that the use of complex exponential function as inputs is instrumental in obtaining the simple relation given by (4) . One special case of interest is , corresponding to a step input. Sinusoidal inputs can also be handled with ease. For example, if the input is , the response is given by (5) where denotes the imaginary part of a complex argument. Similarly, if , the response is obtained by replacing with in (5), where denotes the real part.
III. SAMPLED-DATA SIMULATION OF NONLINEAR CIRCUITS

A. Volterra Circuits
Nonlinearities typically encountered in integrated circuits include the exponential I-V characteristics of diodes and BJTs, the square-law characteristics of the drain current of MOS transistors, pn-junction capacitances, and other types of nonlinearities often modeled using polynomials. Because these nonlinear characteristics are usually continuously differentiable, they can be represented using corresponding Taylor series expansion at their dc operating point. A nonlinear circuit in the time domain is therefore represented by the differential equation (6) where and are, respectively, the conductance and capacitance matrices whose entries are made of the coefficients of linear elements and the first-order term of the Taylor series expansion of the nonlinear characteristics. The higher order terms are embedded in the nonlinear function . In [8] and [9] , it was shown that the response of a nonlinear system can be represented by the Volterra functional series (7) where is the th-order term of the Volterra series expansion of and is the th-order Volterra kernel. When the input is changed from to , where is a nonzero constant, the response becomes (8) Equation (8) indicates that is a polynomial in with the time-varying coefficients given by . Making use of this approach, representing in Volterra series expansion, substituting the results into (6) , and equating the terms of the same order in result is the following set of differential equations: (9) where is the th-order term of the Volterra series expansion of , is the input of the th-order Volterra circuit, and is a constant vector specifying the nodes to which the input is connected. Note and . The circuit depicted by (9) is termed the th-order Volterra circuit. It is observed that these Volterra circuits are linear and are identical except their input in which the nonlinear characteristics are embedded. Also, the input of Volterra circuits is a function of the response of the lower order Volterra circuits only. A pictorial illustration of the Volterra circuit of nonlinear circuits containing nonlinear resistors, capacitors, inductors, and VCVT with up to the third-order nonlinear characteristics considered is shown in Fig. 1 . Taking Laplace transform and its inverse, we obtain the time-domain response of (9) (10) where and is the Laplace transform operator. Clearly seen from (10) is that to find , is needed.
B. Solution of Volterra Circuits
Let the input of the nonlinear circuit be . Because the input of the first-order Volterra circuit is identical to that of the nonlinear circuit, its response is obtained using the sampled-data analysis technique for linear circuits given earlier (11) To solve the second-order Volterra circuit, is needed. To obtain , we use an interpolating function that interpolates to approximate . There are many interpolation techniques available. Polynomial-based interpolation, such as, Lagrange and Newton finite difference [10] , are effective for low-order interpolation and become unstable once the order is high [11] . In addition, computation rises rapidly with the order of interpolation. Exponential interpolation [12] is effective only if the exponents are known and becomes expensive once the exponents are to be determined. Fourier series based interpolation is an efficient interpolation method [11] , [14] . The order of the interpolation can be well above 1000 while still preserving the numerical stability. An attractive advantage of using high-order Fourier series interpolation is the accuracy of approximation. To minimize the cost of computation, a simulation window shown in Fig. 2 is used. The sampled value of in the window is first computed and a set of data is obtained. for is obtained from (12) where is the error of interpolation and is obtained from interpolating Fourier series [12] , [13] ( 13) where denotes interpolating Fourier series operator, where is the width of the window, and the coefficients and are determined from the equations shown at the bottom of the page.
The second-order Volterra circuit for is depicted by (14) Using the sampled-data analysis technique for linear circuits and superposition, and neglecting the interpolation error , we obtain the response of the circuit in the window (15) where is the zero-state vector of the circuit to the input . Once the solution of the first-and second-order Volterra circuits is available, the sampled-data value of the input of the third-order Volterra circuit at , is obtained from , and the solution of the circuit can be computed in a similar manner. The above process can be continued for higher order Volterra circuits with the number of samples per simulation window and the width of the window kept unchanged. It is evident from (7) that the response of the nonlinear circuit is obtained by summing up that of all Volterra circuits (16) where and
IV. DISCUSSION
In this section we examine important factors affecting the efficiency and accuracy of the method.
A. Efficiency
In the preceding derivation we have shown that if the number of samples per simulation window and the step size are kept unchanged, , , and , will be constant. They can be computed in a preprocessing step prior to the start of simulation. The cost of computation of the preprocessing step is dominated by that for computing , . To minimize this cost, the relationship between , the zero-state vector of the circuit to the input and , the zero-state vector to the input , can be employed. It was shown in [15] that and are related to each other by from which can be obtained from . For each , one LU-factorization of is needed. LU factorization is less expensive as compared with computing from numerical integration. Once , , and are available, the response of nonlinear circuits is computed at equally spaced intervals of time and simulation proceeds in a window-by-window fashion. The response of the circuit in the th step of the th window is given by (17) For different windows, because only and need to be computed and they can be computed with little additional cost, better efficiency is achieved.
B. Stability
The proposed method is an extension of the sampled-data analysis technique of linear circuits and inherits many of its properties thereby. The stability of the method can be examined from that of the interpolating Fourier series and the sampled-data simulation of linear circuits. Interpolating Fourier series has superior numerical stability over polynomial-based interpolation schemes, as demonstrated in [11] . It was shown in [7] that sampled-data analysis technique for linear circuits is an A-stable numerical integration algorithm. For a stable linear circuit it guarantees a stable numerical solution.
C. Input Waveforms
Although in the preceding development, a sinusoidal input signal was used, the input waveform is not restricted to be either sinusoidal or exponential and can be extended to include other functions. For linear circuits superposition applies and a given input waveform can be represented by a set of basis functions (possibly infinite). The response of the first-order Volterra circuit to each of these basis functions is first computed separately and the complete response of the circuit is then obtained by summing up its response to the basis functions. As an illustration, consider a nonlinear circuit with a piecewise-linear input shown in Fig. 3 . The input in is represented by (18) where is a unit step input. Note that the time origin has been shifted from to . The zero-input response of the circuit is independent of the input and is determined solely from the transition matrix . It can be shown that the response is obtained from [16] This approach can be generalized to use an infinite number of basis functions, such as Fourier series and wavelets, to represent arbitrary input waveforms. Once the solution of the first-order Volterra circuit is available, higher order Volterra circuits can be solved subsequently.
D. The Maximum Step Size
The upper bound of the step size is subject to the constraint set by Nyquist theorem. Specifically, because the highest frequency of the input signal is the frequency of the highest order term of the interpolating Fourier series given by , the lower bound of the sampling frequency is therefore given by . Subsequently, the maximum step size is given by . The actual step size is usually less than and is determined from simulation accuracy and speed.
E. Accuracy
The accuracy of the method depends upon: 1) the order of Taylor series expansion in representation of nonlinear characteristics; 2) the order of Volterra series expansion in depicting nonlinear circuits; 3) the order of the interpolating Fourier series in approximation of the input of high-order Volterra circuits; 4) simulation window; and 5) error propagation. We examine each of them in detail.
1) The Order of Taylor Series Expansion: The order of Taylor series expansion of nonlinear elements depends upon the characteristics of the nonlinearities, the amplitude of the input signal, and the error of approximation. When the th-order Taylor series expansion is employed to represent the output of a nonlinear element, the truncation error is given by where is the displacement from the operating point and . As an example, consider a forward biased diode characterized by , where and are the voltage and current of the diode, respectively, is the saturation current, and is the thermal voltage. Let where and are the dc and ac components of . Expanding in Taylor series at the dc operating point gives where is the ac component of . If the fourth-order Taylor series expansion is used, the truncation error is estimated from , where is the peak value of .
2) The Order of Volterra Series Expansion: Similar to Taylor series expansion in representation of nonlinear elements, the order of Volterra series expansion in depicting the nonlinear circuits depends upon the nonlinear characteristics of the circuits and the error of approximation. Consider a nonlinear resistor characterized by third Volterra circuits, respectively, as shown in Fig. 1 . If the fourth-order Volterra series expansion is considered, we have
The difference is the last equation in (24) that takes into consideration the effect of fourth-order nonlinear characteristics. Equation (23) will be considered adequate if the difference between the response of the circuit with the third and fourth-order Volterra series expansions considered is negligible. A nonlinear circuit is said to be mildly nonlinear if it can be characterized by lower order Volterra series expansions, usually up to the fifth-order.
3) The Order of Interpolating Fourier Series: For a given simulation window, the higher the order of interpolating Fourier series, the more accurate the approximation. A downside of using high-order interpolation is the increased cost of computation because a large number of zero-state vectors are to be computed. The solution of the first-order Volterra series will be accurate if and are accurate. In this work, numerical Laplace inversion, an A-stable high-order numerical integration technique [2] , is used to compute these quantities. In our implementation, the order of integration is 19. In addition, a multistep numerical Laplace inversion algorithm given in the Appendix is employed to minimize the error due to the large time interval. The error in computing and is therefore considered to be negligible. We thereby conclude that the error in solving the second-order Volterra circuit is dominated by the interpolation error . To estimate this error, the input of the second-order Volterra circuit is derived with the step sizes and , respectively. The order of interpolation is determined from the normalized mean square error (NMSE) [17] NMSE (25) where and are the response of the circuit with the step sizes of and , respectively. In order to compute and , ,
, and are needed. To minimize the computation, the relationship (26) and (27) where is an identity matrix of appropriate dimensions, can be employed (see the Appendix for details).
4) Simulation Window:
When a simulation window is employed it is assumed that the truncated data series by the window is periodic with the period to be the width of the window. The rate of convergence of the interpolating Fourier series depends upon the boundary conditions of the data series. It was shown in [17] and [18] that a large error will arise if the function to be represented by interpolating Fourier series is discontinuous at the boundary. The error will be further increased if the derivatives of the function are also discontinuous [19] . To minimize the error due to the discontinuity of the function value at the boundary, the window should be chosen such that the input of Volterra circuits be periodic with respect to the simulation window. For circuits with only one sinusoidal input, the window size that is the same as the period of the sinusoidal input meets this requirement because the frequency components in the circuits are the frequency of the input and its harmonics, as revealed by (22). For circuits with nonsinusoidal inputs or multiple sinusoidal inputs, this approach becomes ineffective. Alternatively, a technique that reduces the effects of the discontinuity (Gibb effect) at the window edges can be employed. Specifically, consider the input of the second-order Volterra circuit shown in Fig. 4 where and are the coefficients of the interpolating Fourier series that interpolates . The response of the circuit in the window is obtained from (29) where was given earlier. This approach can be further developed to minimize the error due to the discontinuity of the derivatives of the function.
5) Error Propagation:
In this section we estimate the output error due to the error in interpolation. The error due to the truncation of Taylor and Volterra series is usually insignificant for mildly nonlinear circuits. To simplify the analysis, only up to the third-order Taylor and Volterra series expansions are considered. The approach can be generalized to a higher order Volterra circuits. Consider a nonlinear element model by (22) . Let the interpolation error in deriving the input of the second-order Volterra circuit be , as shown in Fig. 5 . The response of the second-order Volterra circuit is given by , where (30) is the response to the error and . The sampled-data value of the input of the third-order Volterra circuit is computed from (31) from which the input is approximated using interpolation (32) The response of the third-order Volterra circuit is given by , where (33) and and are the Laplace transform of and , respectively. The total error is obtained by summing up that of the second and third-order Volterra circuits
V. EXAMPLES
The algorithm presented in the paper has been implemented in a computer program Sampled-Data Simulation of Nonlinear (SDSN) circuits. To assess the accuracy and efficiency of the method, a first-order PC algorithm implemented using forward Euler as the predictor and the backward Euler as the corrector and a first-order PC algorithm implemented using BDF have also been implemented in SDSN. Several nonlinear circuits are analyzed using both SDSN and PC, and the results are presented.
A. Diode Circuit
Consider a diode circuit shown in Fig. 6 . The diode is characterized by , where A, and mV at 300 K. The dc operating point is obtained by solving the circuit using Newton-Raphson iterations. Using the fifth-order Volterra series expansion, the ac behavior of the circuit is depicted by (34) In SDSN analysis, the width of the simulation window is set to one-tenth of the period of the signal, i.e., 0.1 s. The number of samples per simulation window in PC analysis is chosen to be 100. It was found that lowering the number of steps would result in a large error. The number of steps per simulation window in SDSN is 20. The termination criterion for Newton-Raphson analysis in PC analysis is set to 10 . The ac voltage across the diode is computed using both SDSN and PC, and the results are plotted in Fig. 7 for various input amplitude. The difference between SDSN and PC is plotted in Fig. 8 . It is seen that the results from SDSN are in a good agreement with those from PC analysis. The maximum normalized difference is about 1%.
B. Current Mirror
The second example investigated is a current mirror cell shown in Fig. 9 . The cell is a building block for continuous-time current-mode circuits [21] . Both transistors are biased in saturation. Neglecting channel-length modulation and other second-order effects, we obtain the ac component of the channel current where is the linear transconductance, is the second-order non- linear transconductance, is the surface mobility of free electrons, is the gate capacitance per unit area, and are the width and length of the transistors, respectively, and are the biasing and threshold voltages, respectively. The load resistance is 50 , pF. The mirror is biased such that mA/V and . The ac circuit of the cell is shown in Fig. 9 . The input is a sinusoidal current source with amplitude 1 mA and frequency 1 GHz. In our simulation, the current gain of the mirror is set to unity. The output current is computed using both SDSN and PC. The results are shown in Fig. 10 with and without the gate-to-source and gate-to-drain capacitances considered. It is seen that when the capacitances are not considered, the mirror realizes . When these capacitances are considered, the output current is reduced. The results from SDSN is in a good agreement with those from PC analysis.
C. Low-Noise Amplifier
A low-noise amplifier shown in Fig. 11 is investigated. The amplifier consists of two stages. In addition to the emitter feedback in both stages, the shunt feedback is also employed to stabilize the gain. In our analysis, two BJTs are considered as the nonlinear elements with ac component of the collector current given by where and , , is the current gain, and are the biasing and ac voltages, respectively. The biasing current is 5.5 mA, resulting in A/V and A/V . The ac equivalent circuit of the amplifier is shown in the figure. The ac parameters of the BJTs are given as follows: pF, fF, , k , the base resistance is 11 . The input is a sinusoidal voltage signal with frequency 1 GHz and amplitude 1 mV. The amplifier is analyzed using SDSN, together with the BDF-based PC algorithm implemented using Tableau formulation [2] . The results are plotted in Fig. 12 . It is seen that both agree very well. The amplifier provides a voltage gain of about 16 dB.
D. Nonlinear Circuit With Capacitors
To further assess the method, the nonlinear circuit shown in Fig. 13 is investigated. The element values are S, F, and F. The nonlinear conductor is characterized by . The voltage across is computed using both SDSN and PC. The number of steps per simulation window for SDSN and PC is 20 and 100, respectively. The results are shown in Fig. 14 for various input amplitudes. It is seen that the results from SDSN match those from PC analysis well. The difference between SDSN and PC is plotted in Fig. 15 with the maximum normalized difference near 1%. To show that the number of steps per simulation window in PC analysis should be sufficiently large. The circuit is solved with the window size set to 0.5 s and the number of steps per window for SDSN remains unchanged but that for PC is varied. The results are plotted in Fig. 16 . The error due to a smaller number of steps per window in PC analysis is evident. The error due to the truncation of Volterra series is also examined by computing the difference between the response of the circuit with the order of Volterra series expansion to be 3 and 4, respectively, and the results are plotted in Fig. 17 with the input amplitude 0.5 V. It is observed that the normalized error due to the truncation of Volterra series is about 0.1%. The computational efficiency of SDSN is demonstrated in Fig. 18 where the CPU time of both SDSN and PC analysis plotted as a function of the number of simulation windows. CPU time is measured for both SDSN and PC programs coded in Matlab, an interactive mathematical language that runs in an interpretive mode [20] . The program was executed on a Sun Ultra 1 workstation with 450-MHz CPU and 256-MB RAM. It is seen the initial cost of computation of SDSN is higher than that of PC, mainly due to the cost of the preprocessing step where , , and are computed. CPU time of PC analysis arises rapidly with the number of simulation windows, whereas that of SDSN rises slowly, indicating that the computational cost of SDSN is nearly independent of the number of simulation windows. SDSN is significantly faster than PC. Also observed is that doubling the number of samples per simulation window only increases the computation of the preprocessing step. Its effect on the cost of computation for the coefficients of interpolating Fourier series is marginal.
VI. CONCLUSION
In this paper, we have introduced a new method for analysis of mildly nonlinear circuits at equally spaced intervals of time. The method is based on Volterra series representation of nonlinear systems and interpolating Fourier series approximation. It characterizes mildly nonlinear circuits using a set of Volterra circuits that are linear and topologically identical. These Volterra circuits are solved using sampled-data simulation. As compared to traditional SPICE-like methods, the proposed method does not require Newton-Raphson iterations or predictor-corrector integrations at each time step. Instead, it requires matrix/vector operations and FFT calculations for each time window, which is expected to require less computation in some, but not all cases. In analysis of a given circuit the proposed algorithm performs some (expensive) precomputation, i.e., the calculation of the and matrices/vectors in a preprocessing step only once, little computation is needed thereafter for each additional time point. The method will therefore be computationally efficient if we need the response of the circuit for many time points where the initial expensive calculation is amortized over many time points. SPICE-like simulators, however, recompute the solution of the circuit at every time instant, even if the circuit has gone through the same state at some previous time instants, i.e., SPICE-like simulators simply recompute the solution without making use of the past information. Thus, there are many tradeoffs in the traditional SPICE-like algorithms and the method presented in this paper.
The proposed method is most suitable for nonlinear circuits with a fixed dc operating point and small ac inputs. In these circuits, nonlinear elements can be characterized by using only a few terms of their Taylor series expansion at the dc operating point (mildly nonlinear). The method is applicable to circuits with either a single input or multiple inputs. Although the waveform of the inputs can be arbitrary, implementation will be significantly simplified if the inputs are sinusoidal.
The accuracy of the proposed method is determined by both the accuracy of modeling and that of simulation algorithm. For a given nonlinear circuit with known nonlinear characteristics, modeling accuracy can be predetermined prior to the start of simulation. This allows us to set the order of Taylor series expansion in characterization of the nonlinear elements and the order of Volterra series expansion in representation of the circuit. Both orders are usually set to be the same. The accuracy of simulation is mainly determined by the order of interpolating Fourier series used to approximate the input of high-order Volterra circuits and the size of the simulation window. The error generated during computing and is usually negligible when high-order numerical Laplace inversion algorithms are employed. An increase in the order of interpolating Fourier series lowers the interpolation error, subsequently better accuracy. The price paid, however, is an increase in the computational time of the prepro-cessing step where vectors are computed. Due to the error caused by Gibb effect, the use of very low-order interpolating Fourier series should be avoided.
APPENDIX
It has been shown that , , , and play a critical role in sampled-data analysis of nonlinear circuits. In this Appendix, we give an efficient algorithm to compute these quantities. Using numerical Laplace inversion, we obtain directly [2] where and are complex numbers readily available [2] and is the order of integration. Numerical Laplace inversion is based on the Padé approximation of at the origin. Its accuracy deteriorates if the displacement from the origin is large. This drawback can be minimized by employing a multistep algorithm. In doing so, the interval is divided into subintervals of equal width . At
In the second step, the origin is shifted from to . Consequently, the response of the circuit at becomes the initial condition of the second step. 
